Detalhes do Documento

Flexible Use of IP Cores on Dynamically Reconfigurable Systems

Autor(es): Miguel L. Silva cv logo 1 ; João Canas Ferreira cv logo 2 ; José Silva Matos cv logo 3

Data: 2008

Identificador Persistente: http://hdl.handle.net/10216/69951

Origem: Repositório Aberto da Universidade do Porto


Descrição
The advantages of dynamic reconfiguration can only be exploited if devices, tools and design flows are available to support the partial reconfiguration of FPGA-based systems. For a number of applications, enabling the swap of cores at run-time, under software control, is an essential feature that allows tailoring the system response to the needs of different methods, standards and power/performance requirements. The paper proposes a method to support the exchange of intellectual property (IP) cores during system operation. The approach is based on the definition of a base system, with reserved or dynamic areas, where different cores may be plugged in, providing timesharing of the system resources. It is shown how bitstream-level IP cores can be used in a design flow that allows different cores to be used in one or more host areas, with minimal intervention from the designer. A demonstration system along with example applications are presented to illustrate the approach.
Tipo de Documento Documento de conferência
Idioma Português
delicious logo  facebook logo  linkedin logo  twitter logo 
degois logo
mendeley logo

Documentos Relacionados



    Financiadores do RCAAP

Fundação para a Ciência e a Tecnologia Universidade do Minho   Governo Português Ministério da Educação e Ciência Programa Operacional da Sociedade do Conhecimento União Europeia