Document details

Folded-patch chip-size antennas for wireless microsystems

Author(s): Mendes, P. M. cv logo 1 ; Polyakov, A. cv logo 2 ; Bartek, M. cv logo 3 ; Burghartz, J. N. cv logo 4 ; Correia, J. H. cv logo 5

Date: 2003

Persistent ID: http://hdl.handle.net/1822/1562

Origin: RepositóriUM - Universidade do Minho

Subject(s): Folded patch antenna; Chip size antenna; Antenna integration


Description
We report on design and fabrication of a folded-patch chip-size antenna for operation at 5.7 GHz and use in short-range wireless communications. Application of wafer-level chip-scale packaging (WLCSP) techniques like adhesive wafer bonding and through-wafer electrical via formation, combined with the selected antenna type allows on-chip integration and is the main novelty of our design work. This antenna, built on two stacked substrates, allows size reduction down to 4.5x4x1 mm3 and has projected efficiency of 66%.
Document Type Conference Object
Language English
delicious logo  facebook logo  linkedin logo  twitter logo 
degois logo
mendeley logo

Related documents



    Financiadores do RCAAP

Fundação para a Ciência e a Tecnologia Universidade do Minho   Governo Português Ministério da Educação e Ciência Programa Operacional da Sociedade do Conhecimento EU