Exploiting dynamic reconfiguration of platform FPGAs: Implementation issues

• Autor(es): Miguel Silva ; João Canas Ferreira
• Data: 2006
• Identificador Persistente: http://hdl.handle.net/10216/69954
• Origem: Repositório Aberto da Universidade do Porto
• Assunto(s): Ciências Tecnológicas; Engenharia; Engenharia electrotécnica
• Tipo de Documento: Documento de conferência
• Idioma: Inglês

Descrição

The effective use of dynamic reconfiguration requires the designer to address many implementation issues. The market introduction of feature-full platform FPGAs equipped with embedded CPU blocks expands the number of situations where dynamic reconfiguration may be applied to improve overall performance and logic utilization. The paper compares the design of two similar systems supporting dynamic reconfiguration and the issues that were addressed in their implementation. The first system supports 32-bit data transfers between CPU and the dynamically reconfigurable circuits. The other implementation supports 64-bit transfers, but its effective use is more complicated and several restrictions must be taken into account. The work includes a performance comparison of the two designs on several simple tasks, including pattern matching, image processing and hashing.