Encontrado 1 documento, a visualizar página 1 de 1

Power-and-area efficient 14-bit 1.5 MSample/s two-stage algorithmic ADC based o...

IEEE International Symposium on Circuits and Systems, pp. 220 – 223, Seattle, EUA ; This paper presents a 14-bit 1.5 MSample/s two-stage algorithmic ADC with a power-and-area efficiency better than 0.5 pJmm2 per conversion. This competes with the most efficient architectures available today namely, ΣΔ and self-calibrated pipeline. The 2 stages of the ADC are based on a new 1.5-bit mismatch-insensitive MDAC and...