Encontrados 3 documentos, a visualizar página 1 de 1

Ordenado por Data

An analysis of the impact of bus contention on the WCET in multicores

Dasari, Dakshina; Nélis, Vincent

The use of multicores is becoming widespread inthe field of embedded systems, many of which have real-time requirements. Hence, ensuring that real-time applications meet their timing constraints is a pre-requisite before deploying them on these systems. This necessitates the consideration of the impact of the contention due to shared lowlevel hardware resources like the front-side bus (FSB) on the Worst-CaseExe...


WCET analysis considering contention on memory bus in COTS-based multicores

Dasari, Dakshina; Nélis, Vincent; Andersson, Björn

The usage of COTS-based multicores is becoming widespread in the field of embedded systems. Providing realtime guarantees at design-time is a pre-requisite to deploy real-time systems on these multicores. This necessitates the consideration of the impact of the contention due to shared low-level hardware resources on the Worst-Case Execution Time (WCET) of the tasks. As a step towards this aim, this paper first...


A tighter analysis of the worst-case endto- end communication delay in massive ...

Nélis, Vincent; Dasari, Dakshina; Nikolic, Borislav; Petters, Stefan M.

"Many-core” systems based on the Network-on- Chip (NoC) architecture have brought into the fore-front various opportunities and challenges for the deployment of real-time systems. Such real-time systems need timing guarantees to be fulfilled. Therefore, calculating upper-bounds on the end-to-end communication delay between system components is of primary interest. In this work, we identify the limitations of an...


3 Resultados

Texto Pesquisado

Refinar resultados

Autor






Data



Tipo de Documento



Recurso






    Financiadores do RCAAP

Fundação para a Ciência e a Tecnologia Universidade do Minho   Governo Português Ministério da Educação e Ciência Programa Operacional da Sociedade do Conhecimento União Europeia