Power reduction of a CMOS high speed interface using Clock Gating

• Author(s): Nelson Silva
• Date: 2012
• Persistent ID: http://hdl.handle.net/10216/68024
• Origin: Repositório Aberto da Universidade do Porto
• Document Type: Master Thesis
• Language: English