Document details

A system verification strategy based on the BST infrastructure

Author(s): Alves, Gustavo R. cv logo 1 ; Ferreira, José M. cv logo 2

Date: 1999

Persistent ID: http://hdl.handle.net/10400.22/4320

Origin: Repositório Científico do Instituto Politécnico do Porto


Description
A good verification strategy should bring near the simulation and real functioning environments. In this paper we describe a system-level co-verification strategy that uses a common flow for functional simulation, timing simulation and functional debug. This last step requires using a BST infrastructure, now widely available on commercial devices, specially on FPGAs with medium/large pin-counts.
Document Type Conference Object
Language English
delicious logo  facebook logo  linkedin logo  twitter logo 
degois logo
mendeley logo

Related documents



    Financiadores do RCAAP

Fundação para a Ciência e a Tecnologia Universidade do Minho   Governo Português Ministério da Educação e Ciência Programa Operacional da Sociedade do Conhecimento EU